




Europäisches
Patentamt

European
Patent Office

Office européen
des brevets



Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-
gen stimmen mit der
ursprünglich eingereichten
Fassung der auf dem näch-
sten Blatt bezeichneten
europäischen Patentanmel-
dung überein.

The attached documents
are exact copies of the
European patent application
described on the following
page, as originally filed.

Les documents fixés à
cette attestation sont
conformes à la version
initialement déposée de
la demande de brevet
européen spécifiée à la
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02090038.7

BEST AVAILABLE COPY

**PRIORITY
DOCUMENT**
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk



Anmeldung Nr:
Application no.: 02090038.7
Demande no:

Anmeldetag:
Date of filing: 25.01.02
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

DEUTSCHE THOMSON-BRANDT GMBH
Hermann-Schwer-Strasse 3
78048 Villingen-Schwenningen
ALLEMAGNE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se référer à la description.)

Physical layer circuit and interface circuit

In Anspruch genommene Priorität(en) / Priority(ies) claimed /Priorité(s)
revendiquée(s)

Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

G06F13/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

PD020005-Sj-240102

1

Physical Layer Circuit and Interface Circuit

5 The invention relates to a physical layer circuit for an interface circuit to a first communication bus and to an interface circuit.

EPO-BERLIN

25-01-2002

Background

10 The IEEE1394 bus has become an important communication bus in the field of home systems. The IEEE1394 serial bus already provides an internationally standardized and very widely accepted bus for data exchange between terminals from both, the consumer electronics field, the precise
15 designation of the afore mentioned standard is: IEEE standard for high performance serial bus, (IEEE) STD 1394-1995, IEEE New York, August 1996. In the year 2000 an improved version had been finalized with the reference IEEE1394a-2000.

20

The IEEE1394 bus is a wired bus and it is specified that a maximum of 63 stations can participate in the communication over the bus lines. The 63 stations can be distributed in an apartment or a house. The maximum distance between two
25 stations is 4.5 m, however there are also existing solutions that overcome the distance limitation.

A problem with all wired bus systems is that a bus cable needs to be installed in every room where a bus station
30 shall be located. This problematic gave rise to the wish of a wireless extension of the IEEE1394 standard. A stand-alone device or a cluster of devices shall communicate with a first cluster by means of a wireless link or bridge.

35 Today, wireless communication systems already exist that can be used for the wireless link/bridge. The document "Broadband Radio Access Networks (BRAN; Hiperlan/2; Packet

PD020005-Sj-240102

2

Based Convergence Layer; Part 3: IEEE1394 Service Specification Convergence Sublayer (SSCS)" defines a sublayer emulating the IEEE link layer over an ETSI BRAN Hiperlan/2 wireless network. As such, it may be present in
s bridge devices between wired 1394 buses or in stand-alone wireless devices.

The inter-connection of the different buses (with different bus-ID's) involves an IEEE1394 bridge, which is currently
10 under definition by the IEEE P1394.1 working group. Because of the use of different bus-IDs an application operating on bridges shall be bridge aware.

The box that connects the 1394 bus cable of a cluster to the
15 wireless bridge needs to have a standard conform 1394 interface but on the other hand it needs to have some additional functionality, which concerns the self-configuration phase of the network. The 1394 bus has life insertion capability and each time a device is added or removed from the bus a
20 bus reset is performed. After a bus reset each bus node sends a self-ID packet to the bus, with which all other stations on the bus become aware of how many stations are present on the bus. The ID number is a 6-bit number so that 64 devices can be distinguished. There is a specific process
25 defined in the 1394 standard, with which the ID numbers are assigned to the stations. This will be described in more detail later on.

For now it is sufficient to explain that this process will
30 be done separately for both clusters that are connected through the wireless bridge. This is because the wireless bridge makes a bus reset isolation between both clusters. This is a problem and the customer would not accept a limitation in the control of bus stations due to the
35 existence of two or more 1394 clusters in his home. The customer, therefore, wants to have a network topology being displayed in the form of one single cluster to be able to

PD020005-Sj-240102

3

easily control the various devices from different locations. There is, therefore, the desire that all the stations in the network shall be configured as belonging to one 1394 bus and this calls for a modified self-configuration phase that must
5 be performed in co-ordinated fashion in both clusters with the bridge circuit in-between.

The devices of the second cluster are not aware that they are connected via a wireless link to the network. To achieve
10 transparent operation, it is necessary that the wireless boxes shall generate self-ID packets that reflect the topology on both buses.

A solution for this problem is already presented in the
15 European Patent Application 01 250 155.7 of the applicant. According to this solution, the physical layer circuit of the 1394 interface circuit for the boxes of the wireless bridge need to have an additional buffer memory in which the self-ID packet of the bus stations in the cluster, to which
20 the wireless box is not connected, may be buffered. There is a process that transfers the self-ID packets of the bus stations in the cluster on the other side of the bridge over the wireless link after each bus reset.

25 A bottleneck of this solution is that different physical ~~layer~~ circuits need to be used in the boxes of the wireless ~~link~~ than in all the other bus stations of both clusters.

~~From~~ the demands of modern production lines, it would be
30 advantageous if the same physical layer circuit could be ~~used~~ in both types of bus stations regardless of whether ~~they~~ are part of the wireless link or not.

Invention

35 is an object of the invention to provide a physical layer ~~link~~ for a communication bus that can be used in both

PD020005-Sj-240102

4

types of bus stations, bridge portal box or out of bridge bus station.

This objective is achieved by a physical layer circuit that includes the necessary buffer memory for the bridge functionality but also comprises configuration means that enable to either configure the physical layer circuit as a bridge portal physical layer circuit supporting the bridge functionality or else to configure the physical layer circuit as a standard physical layer circuit that has the buffering of self-ID packets in the buffer memory disabled. This solution has the advantage that one type of physical layer circuit can be used in different types of bus stations, namely bridge portal bus stations or non-bridge portal bus stations.

Further improvements of the physical layer circuit are possible by virtue of the measures evinced in the dependant claims. The configuration means may consist of a configuration register in the physical layer circuit that has one or more register places dedicated to the enabling or disabling of the node-ID packet buffering, i.e. bridge functionality. This has the advantage that the configuration could be performed simply with software means performing a write access to the configuration register during an installation process in the assembly line.

The physical layer circuit could have a pin connected with the configuration register. In this case it is possible to automatically configure the physical layer circuit after power on. Of course the corresponding potential high or low needs to be applied to the pin. Thus making the configuration by software means unnecessary.

Preferably, this pin is positioned at a place where a standard physical layer circuit that does not support the bridge functionality has a power supply pin ground or

PD020005-Sj-240102

5

voltage supply. This means that the configuration pin would be pulled to low/high potential in an interface circuit for a standard bus station. The low/high value should be copied into the configuration register and when read out must be interpreted that the bridge functionality is switched off. Typically a physical layer circuit for a communication bus has a plurality of ground/voltage supply pins so that taking away one of these pins would not cause a great problem for the chip design.

10

Typically a physical layer chip for an IEEE1394 interface has more than one port to connect the bus cable. It is then advantageous that in an interface device that includes such a physical layer circuit one of these ports remains unused, i.e. it is not connected to a corresponding socket for a bus cable. This avoids problems during the self-configuration phase of the whole network. If this measure would not have been taken the bus topology could not correctly be reproduced because then the bus topology of only one cluster would be reflected during the self-configuration phase.

20

Drawings

Exemplary embodiments of the invention are illustrated in the drawings and are explained in more detail in the following description.

25

In the figures:

- 30 Fig. 1 shows two 1394 clusters connected to each other via a wireless bridge;
- Fig. 2 shows a block diagram of a 1394 bus interface circuit;
- Fig. 3 shows the format of a self-ID packet;
- Fig. 4 shows a block diagram of a standard bus station not having the bridge functionality activated;

PD020005-Sj-240102

6

Fig. 5 shows a wireless box of a wireless link which is a bus station having the bridge functionality activated, and

Fig. 6 shows the pin assignments of a physical layer circuit according to the circuit.

Exemplary embodiments of the invention

Figure 1 shows two 1394 buses with 1394 bus stations and a
10 wireless bridge in-between. The first 1394 bus has assigned
reference number 7. A first and second 1394 device is shown
with reference numbers 1 and 2. Such a device can be a
consumer electronics device such as TV set, VCR, Camcorder,
Set Top Box, DVD player, etc. or a computer device like PC,
15 Notebook, etc. Each of these devices is a standard conform
1394 device and has a corresponding 1394 interface 10.

With reference number 3 a first transceiver box for the
wireless link 9 is denoted. This box also needs to have a
20 1394 interface because it is also connected to the 1394 bus
lines 7. The corresponding interface has reference number 11
in Fig. 1. This indicates already that it is not the same
1394 interface as that of devices 1 and 2. 1394 interface 11
has additional functionality involving the invention.
25 Transceiver box 3 further has another interface 12 for
wireless transmission. There are wireless protocols already
existing supporting high-speed communication. As an example
the Hiperlan system is mentioned. The document 'Broadband
Radio Access Networks (BRAN); Hiperlan/2; Packet based
30 convergence layer; Part 3: IEEE1394 Service Specific
Convergence Sublayer (SSCS)' defines a sublayer emulating
the IEEE1394 link layer over a ETSI BRAN Hiperlan/2 wireless
network. Other examples of wireless communication protocols
for the wireless link are the IEEE 802.11 system, the
35 Bluetooth system and the DECT system.

There is another cluster of 1394 devices shown in Fig. 1 having its own 1394 bus 8. Again, two 1394 devices 4 and 5 are depicted having standard 1394 interfaces 10. A second box 6 for the wireless bridge 9 is connected to the bus 8 as well. For the conception of the invention it is required that the total amount of bus stations in both clusters together inclusive wireless transceiver boxes 3 and 6 is less than or equal to 63. This is because with the wireless bridge 9 both clusters are merged together and data communication between devices from different clusters is from the point of view of the 1394 devices by no means different than for communication between devices in one cluster. The maximum allowed number of bus nodes in a 1394 cluster is however 63. It is defined that the bus where a transceiver box of a wireless bridge has become the root device will be the remote bus. If in both buses a transceiver box of a wireless bridge has become the root device, a decision has to be made for example by game of dice.

A scenario with only one 1394 device in the remote cluster is described in the European Patent Application 00 402 901.3. A scenario with more than one 1394 device in the remote cluster is described in the European Patent Application 01 400 826.2.

Fig. 2 shows the principal structure of a 1394 interface 10 or 11. The 1394 interface is subdivided in two parts, a physical layer section 21 and a data link-layer section 20. Both can be integrated in one single chip or two distinct chips. In principle it would also be possible that the data link layer section is implemented in software running on a powerful micro controller. Also the modified 1394 interface 11 has the same principle structure. The modification concerns a specific buffer memory 22 in the physical layer section and its management means. They are explained in detail in the European Patent Application 01 250 155.7. For

the disclosure of the present invention it is therefore expressively referred also to this application.

To understand the modification of the physical layer chip it is helpful to first explain what happens in case of a bus reset. A bus reset is performed each time a 1394 device is plugged off (disconnected) from or plugged in (connected) to the bus. The 1394 bus standard provides full live insertion capability. An insertion or removal of a bus station is accompanied by a specific voltage change on the bus lines that is detected by electronic means providing the bus reset. After a bus reset a self-configuration phase follows for the network. During the self-configuration phase each bus station sends its self-ID packet to the bus to inform every other station in the network that it exists.

A self-ID packet has the format of that in Fig. 3. It consists of 64 bits where the last 32 bits are the inverse of the first 32 bits. Of course all bits of the self-ID packets are explained in the 1394 standard itself. Some of them will be expressively explained here. At the beginning of a self-ID packet there is the physical ID-number of the bus station. This field has a length of 6 bits corresponding to the numbers 0 ... 63. At the end of the self-ID packets there are 2-bit fields for the ports P0 to P2 of a bus station. With the two bits it can be notified not only the existence of the port in the station but also whether the port is active and connected to a parent or child in the bus topology. According to the IEEE1394 bus standard a bus station can be equipped with up to 16 ports. If a station has more than 3 ports their status will be reported in a second or third self-ID packet. The last bit m in the self-ID packet has the function to indicate whether a second or third self-id packet will be send. In these self-id packets the status of the ports of the 1394 device will be reported. With the 1394 bus data communication in half-duplex operation mode is possible. Therefore, only one station is

PD020005-Sj-240102

9

sending data to the bus and the rest is listening. The bus
 is granted to the stations in a deterministic manner
 depending on the bus topology (in particular whether a
 station is branch or leaf). The physical ID number is
 5 assigned to the stations in the order of bus grant beginning
 from Zero. For addressing a data packet not only the
 physical ID-number (node-ID) is used. Each bus also has a
 bus-ID, which also needs to be taken into account during
 addressing.

10

In case of the bus structure shown in Fig. 1 a number of
 problems occur during self-configuration after a bus reset.
 The devices are not aware that they are connected via a
 wireless link to the network. The bridge makes a bus reset
 15 isolation. The self-ID packets need to be forwarded from one
 cluster to the other via the wireless link.

Now it is considered that a bus reset happened in the
 cluster bus 7. The reset is detected by all stations 1, 2, 3
 20 in the cluster. After the bus reset the stations will send
 their self-ID packets one after the other. Each station in
 the cluster will collect the corresponding information in a
 higher software layer, e.g. in the transaction layer in
 order to be able to generate the right addresses later on.
 25 The interface 11 in the transceiver box 3 also receives each
 self-ID packet and forwards them via the wireless link to
 the second transceiver box 6. Also the box 3 generates a
 self-ID packet and sends it to the 1394 bus 7. In the first
 wireless transceiver box 3 operates in legacy mode
 30 and generates a self-ID packet without taking into account
 in case that the bridge is replaced by a 1394 cable, it
 would have a different physical ID number.

After having collected all self-ID packets from the cluster
 the box 3 initiates a bus reset on the cluster bus by
 software means. Again the self-ID packets are transmitted
 the bus. The difference is that when it is the turn of

the box 3 to send its self-ID packet, it will generate not only its own self-ID packet but also all the self-ID packets of the stations in the remote cluster, whereby the box 3 generates the self-ID packets under consideration of the topology, which would result if the wireless link would be replaced by a 1394 cable. In the following the self-ID packets generated by the box 3 in representation of the stations in the cluster bus are called artificial self-ID packets.

10

Next, a bus reset is also initiated on the remote bus 8 by software means in box 6. The box 6 has collected all self-ID packets from the cluster bus and generates the corresponding artificial self-ID packets in this phase. After this phase the self-configuration is finalised and normal data communication can continue.

As explained above to achieve transparent operation, it is necessary that the Physical Layer chip in the interfaces of the wireless transceiver box 3 and 6 generate self-ID packets that are reflecting the topology on both buses.

To do that the content of artificial self-ID packets to be generated automatically by the physical layer circuit will be stored in a specific buffer memory 22 in the physical layer circuit which can be a register bank or RAM. Taking into account the format of a self-ID packet, only the information of the first quadlet of each self-ID packet will be stored in this register bank. The second quadlet of each self-ID packet will be created on-the-fly by the physical layer circuit itself (logical inverse of the first quadlet).

The number of self-ID packets per node is dependent on the implemented ports per node. The maximum number is three self-ID packets per node according to the IEEE1394a-2000 version and four in the standard IEEE1394-1995. To be

PD020005-Sj-240102

11

compatible with the old version leads to a minimum size of the buffer memory of

16 byte * 62 nodes = 992 bytes.

5

The micro controller of the wireless link will provide the information of the artificial self-ID packets. This information is stored in the buffer memory of the physical layer circuit.

10

Fig. 4 shows a block diagram of a hard disk drive. The three main parts of the hard disk drive are the hard disk drive 15, a micro controller 14 and IEEE1394 interface 10. From these components only the interface 10 is shown in greater detail. The illustration again shows that the interface circuit 10 comprises the two main blocks physical layer circuit 21 and data link layer circuit 20. From the physical layer circuit 21 the three 1394 ports 23, the buffer memory 22 and a configuration register 24 are separately shown. The hard disk drive is configured as a standard 1394 bus station. In this case the entry in the configuration register 24 is 0, which means that the physical layer circuit 21 does not support the bridge functionality and, therefore makes no use of buffer memory 22 for buffering self-ID packets that have been received via the wireless bridge 9 from the remote bus. In this case all the three port 23 are connected to corresponding 1394 sockets in the housing of hard disk drive 1. The configuration of physical layer circuit 21 with the configuration register 24 is that the physical layer circuit 21 does not have the additional bridge functionality, which especially means that the buffer memory 22 is not used to store any self-ID packets.

Fig. 5 shows a wireless box of the wireless link 9 in block diagram form. This box also consists of three main parts. Reference number 13 denotes a micro controller, reference number 11 denotes a 1394 bus interface and reference number

FD020005-Sj-240102

12

12 denotes a Hiperlan/2 interface. The Hiperlan/2 interface is connected with a receiving and transmission antenna as shown in Fig. 5. Again, only the 1394 interface 11 is shown in greater detail. Also this interface circuit 11 consists of the two main parts physical layer 21 and data link layer circuit 20. In this case the entry in the configuration register 24 is 1, which means that the physical layer circuit 21 has bridge functionality and, therefore uses buffer memory 22 for buffering self-ID packets that have been received via the wireless bridge 9 from the remote bus. Also, only two of the three ports 23 are connected with corresponding sockets in the housing of the wireless box 3. One of the three ports 23 is left open, which means that over this port no data exchange physically takes place. However, the occupied port 23 can be regarded as a virtual port over which the communication to the counter part of the wireless box namely wireless box 6 will take place. The communication to the wireless box 6 will not physically take place over this unoccupied port 23. The data that needs to be transferred to this box and will be received from this box have to be reformatted in a higher layer, e.g. application layer where they can be shifted to the Hiperlan/2 interface 12 and then they will be communicated to the other side with the specified Hiperlan/2 protocol. The virtual port, however, is necessary so that the physical layer circuit 21 will generate the correct self-ID packets after the bus reset taking into account that behind the wireless bridge there are some more devices connected to the 1394 bus over the virtual port.

30

In Fig. 6 the pin assignments of a physical layer circuit according to the invention are shown. These pin assignments are identical to an existing physical layer IC from Texas Instruments named TSB41LV03A, except for one pin. This pin that is modified is the pin with the number 36. In the existing Texas Instruments IC this pin is also a ground pin named AGND like the four pins above pin 36. The physical

35

PD020005-Sj-240102

13

layer circuit according to the invention has at this place a so-called configuration pin CON. This pin, therefore, is not being connected with the analogue ground of the IC. It is instead connected with a read/write register 24. It is
5 sufficient that the pin is connected to only one register place of the read/write register 24.

All the other pin assignments shown in Fig. 6 are explained in the data sheet of the above-mentioned Texas Instruments
10 physical layer IEEE1394 IC. For the disclosure of the invention, it is therefore expressively also referred to this data sheet. Separately shown are also the three IEEE1394 bus ports 23 as well as the buffer memory 22 that is an extra part of the new designed chip. This buffer
15 memory is not contained in the Texas Instruments chip TSB41LV03A. In the embodiment shown in Fig. 6 the read/write register 24 will be loaded with a value corresponding to the potential that is pulled to pin 36 during the initialisation phase of the chip. After this initialisation phase the
20 software can read out this read/write register 24 to make the necessary configuration of the chip (e.g. by programming the state machine for buffer management).

How the artificial self-ID packets will be transferred into
25 the buffer memory 22 is already explained in the above-mentioned European Patent Application 01 250 155.7 of the applicant. In summary, if an artificial self-ID packet is received via the Hiperlan/2 interface 12, from the higher layer a write access to a specific register in the
30 configuration and status register block of the physical layer circuit is made. This write access will be interpreted as a corresponding income of an artificial self-ID packet and the data words are shifted into the buffer memory 22. Correspondingly the address counter for buffer memory 22 is
35 incremented. Therefore, there do not need to be some additional pins for this additional bridge functionality in the physical layer circuit.

PD020005-Sj-240102

14

The invention is not restricted to the disclosed embodiment. Different modifications are possible that shall also fall within the scope of the claims of the present application.

- 5 The configuration pin of the physical layer circuit can be an extra pin that is not used when the physical layer circuit is integrated in a standard IEEE1394 bus interface not having bridge functionality.

- ~~10 The number of ports for bus cables need not be all connected with corresponding sockets. In one 1394 device more of the ports could be connected with corresponding sockets than in the other depending on the application.~~

- 15 The writing into the configuration register 24 could be done in asynchronous fashion automatically by hardware after power-on of the physical layer circuit. Many different hardware implementations can be used for this.

- 20 The bridge does not necessarily need to be a wireless bridge and especially not necessarily be a Hiperlan/2 bridge. Also, the communication bus does not necessarily be an IEEE1394 bus.

25

PD020005-Sj-240102

15

EPO-BERLIN

25-01-2002

Claims

1. Physical layer circuit for an interface circuit to a first communication bus (7), the physical layer circuit comprising a buffer memory (22) for node-ID packets received via a bridge circuit from a second communication bus (8), characterised in that the physical layer circuit (21) comprises configuration means (24) that enable to either configure the physical layer circuit (21) as a bridge portal physical layer circuit supporting the bridge functionality by buffering said node-ID packets in said buffer memory (22) or else configure the physical layer circuit as a standard physical layer circuit not supporting bridge functionality by disabling the buffering of said node-ID packets.
2. Physical layer circuit according to claim 1, the configuration means (24) comprising a configuration register having one or more register places dedicated to the enabling or disabling of the node-ID packet buffering.
3. Physical layer circuit according to claim 2, wherein the configuration register is a read/write register.
4. Physical layer circuit according to claim 2 or 3, wherein a pin (CON) of the physical layer circuit (21) is connected with the register place dedicated to the enabling or disabling of the node-ID packet buffering.
5. Physical layer circuit according to claim 4, wherein the pin (CON) of the physical layer circuit is positioned at a place where a standard physical layer circuit not supporting the bridge functionality has a power supply pin, namely ground pin (AGND) or voltage supply pin

PD020005-Sj-240102

16

(AV_{DD}).

6. Physical layer circuit according to one of the previous claims, wherein the first and second communication bus
5 (7, 8) is an IEEE1394 bus and the bridge (9) is a wireless bridge that performs wireless communication according to the Hiperlan/2 standard.
7. Physical layer circuit according to one of the previous
10 claims, comprising a number of n ports (23) for the first communication bus (7), $n \in [2, 3, \dots]$.
8. Interface device for a first communication bus (7)
15 comprising a physical layer circuit (21) according to claim 7, wherein said physical layer circuit (21) is configured as a bridge portal physical layer circuit with the buffering of node-ID packets being enabled,
characterised in that at maximum n-1 of the ports (23)
for the first communication bus (7) are connected to
20 corresponding sockets for bus cable plug insertion.

PD020005-Sj-240102

17

Abstract

EPO-BERLIN

2 5 -01- 2002

The invention deals with a physical layer circuit (21) for
5 the IEEE1394 bus. Considered is a scenario where two
clusters of 1394 devices are linked to each other by means
of a wireless bridge (9). The devices of one cluster shall
communicate with devices of the other cluster without being
bridge aware. Under this scenario there are two different
10 types of 1394 devices existing in each cluster. One device
is a bridge portal and will have the bridge functionality.
All the other 1394 devices in the cluster will not have the
bridge functionality. As the device having the bridge
functionality needs to have a specific buffer memory (22)
15 for buffering node-ID packets, usually there are two
different types of physical layer circuits required for the
different types of 1394 devices. The invention deals with
the problem of how it can be realized to use in both
different types of 1394 devices the same type of physical
20 layer circuit (21). The invention solves the problem by
means of configuration means (24) in the physical layer
circuit (21). These configuration means enable either to
configure the physical layer circuit (21) as a bridge portal
physical layer circuit supporting the bridge functionality
25 by buffering said node-ID packets in said buffer memory (22)
or else configuring the physical layer circuit (21) as a
standard physical layer circuit that disables the buffering
of said node-ID packets. The new type of physical layer
circuit is pin compatible with a standard physical layer
30 circuit.

Fig. 6

1/3

EPO-BERLIN
25-01-2002




Fig. 1




Fig. 2

2/3




Fig. 4




Fig. 5

3/3




Fig. 6

1	0	Phy_ID	0	L	gap_cnt	sp	rsv	c	pwr	P0	P1	P2	i	m
Logical invers of first quadlet														

Fig. 3

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☒ BLACK BORDERS

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☐ FADED TEXT OR DRAWING

☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☒ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.